* [1] X. Lyu *et al.*, “A Reliable Ultra-Fast Short Circuit Protection Method for E-mode GaN HEMT,” *IEEE Trans. Power Electron.*, vol. 8993, no. c, pp. 1–1, 2020.

50 ns detection / 200 ns STO start / 2us gate clamping – Bus voltage – HEMT

* [2] K. Wang *et al.*, “A Reliable Short-Circuit Protection Method with Ultra-Fast Detection for GaN based Gate Injection Transistors,” in *2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, 2019, vol. 0, pp. 43–46.

13 ns detection / 224 ns clamp start / 2.08 us gate clamping – Upper Drain to Lower Source – GIT

* [3] B. Huang, Y. Li, T. Q. Zheng, and Y. Zhang, “Design of overcurrent protection circuit for GaN HEMT,” in *2014 IEEE Energy Conversion Congress and Exposition, ECCE 2014*, 2014, pp. 2844–2848.

80 ns detection / 203 ns current limitation – Hard Turn Off – Desat. – HEMT

* [4] R. Hou and J. Lu, “An ultrafast discrete protection circuit utilizing multi-functional dual-gate pads of GaN HEMTs,” *2019 IEEE Energy Convers. Congr. Expo. ECCE 2019*, pp. 818–823, 2019.

70 ns delay for STO / 30 ns for HTO – Clamping – Vds Sense – HEMT

* [5] R. Hou and J. Lu, “An ultrafast discrete protection circuit utilizing multi-functional dual-gate pads of GaN HEMTs,” *2019 IEEE Energy Convers. Congr. Expo. ECCE 2019*, pp. 818–823, 2019.

85 ns delay for STO / 40 ns delay for HTO – Clamping – Vds sense – HEMT

* [6] O. S. Alemdar, F. Karakaya, and O. Keysan, “PCB layout based short-circuit protection scheme for GaN HEMTs,” *2019 IEEE Energy Convers. Congr. Expo. ECCE 2019*, pp. 2212–2218, 2019.

30 ns detection / 80 ns sto start / 290 ns clamping – Vinduced – HEMT

* [7] A. E. Awwad and S. Dieckerhoff, “Short-circuit evaluation and overcurrent protection for SiC power MOSFETs,” *2015 17th Eur. Conf. Power Electron. Appl. EPE-ECCE Eur. 2015*, 2015.

90 ns to start sto / 260 ns HTO – Vinduced – SiC

* [8] E. A. Jones, P. Williford, and F. Wang, “A fast overcurrent protection scheme for GaN GITs,” *2017 IEEE 5th Work. Wide Bandgap Power Devices Appl. WiPDA 2017*, vol. 2017-Decem, pp. 277–284, 2017.

66.5 ns detection / HTO – GIT

* [9] K. Sun, J. Wang, R. Burgos, D. Boroyevich, Y. Kang, and E. Choi, “Analysis and design of an overcurrent protection scheme based on parasitic inductance of SiC MOSFET power module,” *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC*, vol. 2018-March, pp. 2806–2812, 2018.

80 ns STO begins / 1.1 us HTO – CSI inductance - SiC